cket No.: GR 98 P 2191 P

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on the date indicated below.

Date: 5/2/0/

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**Applicant** 

Robert Reiner et al.

Applic. No.

09/771,886

Filed

January 29, 2001

Title

Clocked Integrated Semiconductor Circuit And Method For

Operating Such A Circuit

## <u>INFORMATION DISCLOSURE STATEMENT</u>

Hon. Commissioner of Patents and Trademarks, Washington, D.C. 20231

Sir:

In accordance with 37 C.F.R. 1.98 copies of the following patents and/or publications are submitted herewith:

Japanese Patent Abstract JP 60 231 285 (Seiki), dated November 16, 1985.

Respectfully submitted,

Mark P. Weichselbaum Reg. No. 43,248

Date: May 2, 2001

Lerner And Greenberg, P.A. Post Office Box 2480

Hollywood, FL 33022-2480

Tel: (954) 925-1100 Fax: (954) 925-1101

/bmb

Sheet 1 of 1 RM PTO-1449 (SUBSTITUTE) Attorney Docket No.: Applic. No. GR 98 P 2191 P 09/771,886 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE **Applicant** Robert Rainer et al. INFORMATION DISCLOSURE STATEMENT BY APPLICANT Filing Date Group Art Unit (37 CFR 1.98(b)) January 29, 2001 U.S. PATENT DOCUMENTS **EXAMINER** FILING SUB **INITIALS** PATENT NO. DATE **PATENTEE** CLASS DATE **CLASS** Α В C D Ε F G Н 1 FOREIGN PATENT DOCUMENT SUB TRANSL. DOCUMENT NO. DATE COUNTRY CLASS CLASS YES | NO 60 231 285 j 11/16/85 Japan Х Κ L М Ν OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.) 0 Р

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

**EXAMINER**